Reconfigurable network processing: the FPGA case
As communication networks evolve towards 100 gigabits per second rates to address increasing demand of data trafic, network processing solutions must be revised and upgraded to support this need. Meanwhile, Field Programmable Gate Array (FPGA) technology is becoming a much more interesting platform...
Guardado en:
Autores principales: | , |
---|---|
Formato: | Objeto de conferencia |
Lenguaje: | Inglés |
Publicado: |
2011
|
Materias: | |
Acceso en línea: | http://sedici.unlp.edu.ar/handle/10915/125333 |
Aporte de: |
id |
I19-R120-10915-125333 |
---|---|
record_format |
dspace |
institution |
Universidad Nacional de La Plata |
institution_str |
I-19 |
repository_str |
R-120 |
collection |
SEDICI (UNLP) |
language |
Inglés |
topic |
Ciencias Informáticas Packet networks network processing Reconfigurable logic and FPGAs |
spellingShingle |
Ciencias Informáticas Packet networks network processing Reconfigurable logic and FPGAs Zerbini, Carlos Finochietto, Jorge M. Reconfigurable network processing: the FPGA case |
topic_facet |
Ciencias Informáticas Packet networks network processing Reconfigurable logic and FPGAs |
description |
As communication networks evolve towards 100 gigabits per second rates to address increasing demand of data trafic, network processing solutions must be revised and upgraded to support this need. Meanwhile, Field Programmable Gate Array (FPGA) technology is becoming a much more interesting platform were to integrate network processing capabilities and compete with current available solutions. In this paper, we argue that FPGAs can play a signi cant role in this area. To this end, a general discussion on the technology is first introduced to later focus on the speci c requirements to implement network processing architectures. Finally, based on our previous experience on building network devices on FPGAs, we discuss a case study to illustrate some of the main drivers to consider FPGA as an interesting solution for network processing. |
format |
Objeto de conferencia Objeto de conferencia |
author |
Zerbini, Carlos Finochietto, Jorge M. |
author_facet |
Zerbini, Carlos Finochietto, Jorge M. |
author_sort |
Zerbini, Carlos |
title |
Reconfigurable network processing: the FPGA case |
title_short |
Reconfigurable network processing: the FPGA case |
title_full |
Reconfigurable network processing: the FPGA case |
title_fullStr |
Reconfigurable network processing: the FPGA case |
title_full_unstemmed |
Reconfigurable network processing: the FPGA case |
title_sort |
reconfigurable network processing: the fpga case |
publishDate |
2011 |
url |
http://sedici.unlp.edu.ar/handle/10915/125333 |
work_keys_str_mv |
AT zerbinicarlos reconfigurablenetworkprocessingthefpgacase AT finochiettojorgem reconfigurablenetworkprocessingthefpgacase |
bdutipo_str |
Repositorios |
_version_ |
1764820451526180866 |