Tableaux and model checking for memory logics
Memory logics are modal logics whose semantics is specified in terms of relational models enriched with additional data structure to represent memory. The logical language is then extended with a collection of operations to access and modify the data structure. In this paper we study their satisfiab...
Guardado en:
| Autores principales: | Areces, C., Figueira, D., Gorín, D., Mera, S. |
|---|---|
| Formato: | SER |
| Materias: | |
| Acceso en línea: | http://hdl.handle.net/20.500.12110/paper_03029743_v5607LNAI_n_p47_Areces |
| Aporte de: |
Ejemplares similares
-
Tableaux and model checking for memory logics
Publicado: (2009) -
Expressive power and decidability for memory logics
por: Areces, C., et al. -
Expressive power and decidability for memory logics
por: Areces, Carlos Eduardo, et al.
Publicado: (2008) -
Modal logic as a design notation
por: Areces, C., et al. -
Modal logic as a design notation
Publicado: (1998)